Sur***********
***************
sur********************
310*********
Work Details
Work Authorization : OPT/CPT
Expected Salary : Negotiable
Designation
Key Skills C, C++, Verilog, VHDL, FPGA CPLD VLSI front end design, verification, uC/RTOS C, C++ programming
Educational Background
| Degree | College/University | City | Started | Ending |
|---|---|---|---|---|
| Master's, Electrical Engineering | 0 | 0 |
